

"HENRI COANDA" AIR FORCE ACADEMY ROMANIA



"GENERAL M.R. STEFANIK" ARMED FORCES ACADEMY SLOVAK REPUBLIC

INTERNATIONAL CONFERENCE of SCIENTIFIC PAPER AFASES 2015 Brasov, 28-30 May 2015

## IMPROVEMENTS METHODS FOR DESIGN OF MULTIFUNCTIONAL REGISTERS WITH DECODED MODE SIGNALS

## Mihai Timis\*, Alexandru Valachi\*, Calin Monor\*

\*Automatic Control and Computer Engineering,"Gh.Asachi", Iasi, Romania

**Abstract:** This paper presents the research results regarding a comparison between two multifunctional registers types, with coded or decoded command validation signals. Also, the implementation costs, time parameters and the applicability in Finite State Machine - FSM synthesis are presented as conclusion.

**Keywords:** Multifunctional Registers, Moore Sequential System, Veitch – Karnaugh, Logic Gates, Truth Table, Priority Inputs Signals, FSM – Finite State Machine.

#### **1. INTRODUCTION**

In this paper the authors continue the research of synthesis multifunctional registers, described in research papers [1],[2],[3]. The authors present in [1] the set of priority criteria orders for the multifunctional registers, denoted as RMF with the validation decode signals.

In this paper, the authors undertake a comparison between two multifunctional registers types, with the coded or decoded command validation signals. From this point of view. the authors analyze the implementation costs, time parameters and the applicability in FSM synthesis. The basic idea is to synthesis any digital systems using digital registers with multifunctional support. This means we use only the increment, parallel load, reset, decrement, shift signals. In this way, the system is costless which means optimal. This part of our design can be found inside a digital processor. The technology used is CMOS. The implementation cost represents

the total number of the CMOS digital logic gates used. We assume that optimal design implementation means less digital circuit used compared with the already existing implementations, see [2],[3],[4].

#### 2. MULTIFUNCTIONAL REGISTERS WITH DECODED MODE SIGNALS



Figure 1 - RMF(decoded mode inputs)

Signals description:

Mode inputs:  $\overline{SR}$  - Reset (High Priority),  $\overline{PE}$  - Parallel Enable, SH - Logical Shift( $L/\overline{R} = 0 - Right$ ,  $L/\overline{R} = 1$ -Left), CE – Count Enable(Low Priority)  $(U/\overline{D} = 0 \rightarrow Down, U/\overline{D} = 1 \rightarrow UP)$ 

Data: d[3:0] – input data in parallel load mode, Q[3:0] –output data, DR,DL – serial input data, left shift, right shift,  $\overline{TC_u}$  - Terminal Count Up (Q[3:0]=1111, last state),  $\overline{TC_D}$  - Terminal Count Down (Q[3:0]=0000, last state).

CK – clock input, active on positive edge signal.

The functional behavior is described in Table 1.

Mo	SR	PE SI	H CE I	$L/\overline{R} U/$	D CK		$O[2 \cdot 0]$
de							$\mathcal{Q}[5,0]_{n+1}$
Hol	1	1	0	0	-	-	$O[3 \cdot 0]$
d	-						$\mathcal{Q}[J, 0]_n$
Res	0	-	-	-	-	-	0000
et	$\uparrow$						0000
Para	1	0	-	-	-	-	
llel	$\uparrow$						$d[3 \cdot 0]$
Loa							$a[5.0]_n$
d							
Shif	1	1	1	-	0	-	
t	$\uparrow$						$DRQ[3:1]_n$
Rig							
ht							
Shif	1	1	1	-	1	-	$O[2 \cdot 0] DI$
t	$\uparrow$						$\mathfrak{L}^{\mathbb{Z}}$
Left							
Cou	1	1	0	1	-	0	
nt	$\uparrow$						$[Q_n-1]_n \mod$
Do							
wn							
Cou	1	1	0	1	-	1	$[O_{1} + 1]_{1}$ mo
nt	1						$L \geq n + J_n \prod$
UP							



Observation: From paper [1], we consider only 4 bits for input/output data. This limitation doesn't affect the presented research idea.

Based on functionality modes and priority orders, we deduced the following equations (Di- data inputs on flip-flop D, Qi- outputs from flip-flop D). 
$$\begin{split} D_{i} = &\overline{SR}(PEd_{i} + \overline{PE}(SH(\overline{L/R} \cdot Q_{i+1} + L/\overline{R} \cdot Q_{i-1}) + \overline{SH}(CE) \\ \cdot &(\overline{U/D} \cdot (\overline{Q_{i}} \oplus \varphi_{i}) + U/\overline{D} \cdot (Q_{i} \oplus \psi_{i})) + \overline{CEQ_{i}}))) \\ D_{3} = &\overline{SR}(PEd_{3} + \overline{PE}(SH(\overline{L/R} \cdot DL + L/\overline{R} \cdot Q_{2}) + \overline{SH}(CE) \\ \cdot &(\overline{U/D} \cdot (\overline{Q_{3}} \oplus \varphi_{3}) + U/\overline{D} \cdot (Q_{3} \oplus \psi_{3})) + \overline{CEQ_{3}}))) \\ D_{0} = &\overline{SR}(PEd_{0} + \overline{PE}(SH(\overline{L/R} \cdot Q_{1} + L/\overline{R} \cdot DR) + \overline{SH}(CE) \\ \cdot &(\overline{U/D} \cdot (\overline{Q_{0}} \oplus \varphi_{0}) + U/\overline{D} \cdot (Q_{0} \oplus \psi_{0})) + \overline{CEQ_{0}}))) \end{split}$$

where  $i \in \{1,2\}$  and  $\varphi_i, \psi_i$  represent the "*i*<sup>th</sup>" rank function for the down- or adder binary counter.



Figure 2 – RMFC design

$$\varphi_i = \prod_{k=0}^{i-1} \overline{Q_k}, \ \psi_i = \prod_{k=0}^{i-1} Q_k$$
 or

$$\varphi_i = \varphi_{i-1} \cdot \overline{Q_{i-1}}, \qquad \psi_i = \psi_{i-1} \cdot Q_{i-1} \quad \text{and}$$
$$\varphi_0 = \psi_0 = 1$$

We used a MUX2x1, described in figure 3, [1].

Taking into consideration the dynamic parameters for the digital circuits, like propagation delay times, set up times, hold times, one obtains the minimum expression for the clock period (equation (8) in [1]).

$$\frac{\underline{T}_{i}}{\underline{T}_{i}} = \underbrace{t_{s_{-u}}}{\underline{T}_{i}}(D) + t_{b} + t_{p}(\varphi_{i}, \psi_{i}) + t_{p}(86) + 4t_{p}(MUX) =$$

$$= \underbrace{t_{s_{-u}}}{\underline{T}_{i}}(D) + \underbrace{t_{b}}{\overline{T}_{i}} + i \cdot \underbrace{t_{p}}{\overline{T}_{i}}(08) + \underbrace{t_{p}}{\overline{T}_{i}}(86) + 4\underbrace{t_{p}}{\overline{T}_{i}}(MUX) = 230n \operatorname{sec}$$
or  $\overline{\overline{T}_{1}} = 4,35MHz$ 
(2)

In the same paper [1], we calculated the same maximum clock parameters  $(\overline{T}, \overline{f})$  for another priority order criteria when the best values were obtained.

So, the conclusion from [1] is that dynamic parameters depends on the priorities allocation modes.



"HENRI COANDA" AIR FORCE ACADEMY ROMANIA



"GENERAL M.R. STEFANIK" ARMED FORCES ACADEMY SLOVAK REPUBLIC

#### INTERNATIONAL CONFERENCE of SCIENTIFIC PAPER AFASES 2015 Brasov, 28-30 May 2015



Figure 3 – RMF digital implementation

## 3. SYNTHESIS FOR THE SEQUENTIAL SYSTEM USING RMF WITH DECODED MODE SIGNALS

The unused mode or data inputs are disabled by connection to ground (0 logic). The truth table was completed as: if priority command signal is activated, the next low priority signals are x (0 or 1 logic)

 $U/\overline{D}$  has 0 logic value for the DEC mode and 1 logic value for INC mode in the Hold state, the commands are disabled



Figure 4 - Automata implementation architecture with RMFD

Considering the (1) priority order ( $\overline{SR}$  - High Priority, SH – Low Priority), using Tables 2, results the next truth table, figure 5.

$$2[2:0]_{n+1}$$
  $\overline{SR}$   $\overline{PE}$  CE

Ζ									
X $Q_2 Q_1 Q_0$	0	1	0	1	0	1	0	1	-
000	001	101	1	1	1	0	1	-	0
001	010	110	1	1	1	0	1	-	0
011	001	100	1	1	0	1	-	1	1
010	001	011	1	1	1	1	1	1	1
110	010	100	1	1	0	0	-	-	0
111	000	000	0	0	-	-	-	-	0
101	001	100	1	1	0	1	-	1	0
100	100	100	1	1	1	1	0	0	0

Table 2



Figure 5 – Truth Table

Using the Veitch-Karnaugh method, results the following equations:

 $\overline{SR} = \overline{Q_2 Q_1 Q_0}$   $\overline{PE} = \overline{x} \cdot [Q_1 Q_0 + Q_2 Q_1 + Q_0 Q_2] + x \cdot (Q_2 \oplus \overline{Q_1})}$   $CE = \overline{Q_2 \overline{Q_0} \cdot \overline{Q_1}}$   $\overline{D} / U = \overline{x} \cdot Q_1 + x Q_2$   $Z = \overline{Q_2} Q_1$   $d_3 = 0$   $d_2 = x \cdot \overline{Q_0}$   $d_1 = \overline{Q_0} \oplus x$   $d_0 = \overline{x} \cdot Q_0 + x \cdot \overline{Q_2} \overline{Q_0}$ 

(3)

3.

If the SLC system would be implemented with logic gates as: AND (2 inputs), OR(2 inputs), XOR(2 inputs), NAND(2 inputs), 23 elementary circuits will be obtained,  $C_{dec} = 23$ .

## 4. SYNTHESIS OF SEQUENTIAL SYSTEM USING RMF WITH CODED MODE SIGNALS (RMFC)

If we consider the same Moore automata, we use only the Hold, Reset, INC/DEC, Parallel Load functions as:

-  $m_2 \equiv 0$  (use only 2 codify bits)

- DL=DR=0 (the Shift function isn't used)
- $d_3 = 0$  (the automaton has only 8 states)



Figure 6 - Architecture of automata implemented with RMFC

The codifying function is defined in Table

$m_2 m_1 m_0$	Mode	$L/\overline{R}(U/\overline{D})$
000	HOLD	-
001	Reset	-
010	Paralle 1 Load	-
011	Count Up	1
011	Count Down	0

Table 3 – Mode Coding

The proposed system use only one RMFC and SLC which generates the output *z* signals, m[2:0],  $L/\overline{R}(U/\overline{D})$ .

The RMFC implementation became the one illustrated in Table 4.

 $Q[2:0]_{n+1}$ 

m	$_1m_0$ Z					
	X $Q_2Q_1Q_0$	0	1	0	1	-
ľ	000	001	101	011	010	0
Ī	001	010	010	011	010	0
	011	001	100	010	011	1
	010	001	011	010	011	1
	110	010	100	010	010	0
	111	000	000	001	001	0
	101	001	100	010	010	0
F	100	100	100	000	000	0



"HENRI COANDA" AIR FORCE ACADEMY ROMANIA



"GENERAL M.R. STEFANIK" ARMED FORCES ACADEMY SLOVAK REPUBLIC

#### INTERNATIONAL CONFERENCE of SCIENTIFIC PAPER AFASES 2015 Brasov, 28-30 May 2015

 $d_1$ 

 $d_0$ 

 $L/\overline{R}(U/\overline{D})$   $d_2$ 

N= -								
X $Q_2 Q_1 Q_0$	0	1	0	1	0	1	0	1
000	1	-	-	1	-	0	-	1
001	1	-	I	1	-	1	-	0
011	-	1	0	-	0	-	1	I
010	0	1	1	1	-	I	-	I
110	-	-	0	1	1	0	0	0
111	-	-	-	-	-	-	-	-
101	-	0	0	-	0	-	1	-
100	-	-	-	-	-	-	-	-

Table 4 – State transition matrix

Using one of the synthesis methods (Veitch-Karnaugh, Quine-McCluskey), we obtain the following equations:

$$m_{1} = \overline{Q_{2}} + Q_{1} \oplus Q_{0}$$

$$m_{0} = \overline{Q_{2}} \cdot (x \oplus \overline{Q_{1}}) + x \cdot Q_{2}Q_{0} + Q_{1} \cdot (Q_{2} \oplus \overline{Q_{0}})$$

$$z = \overline{Q_{2}}Q_{1}$$

$$U / \overline{D} = x \oplus \overline{Q_{1}}$$

$$d_{2} = x \cdot \overline{Q_{0}}$$

$$d_{1} = x \oplus \overline{Q_{0}}$$

$$d_{0} = \overline{x}Q_{0} + x\overline{Q_{1}} \cdot \overline{Q_{0}}$$

If the above equations are implemented with the same elementary circuits, results costs C=18.

# 3. CONCLUSIONS & ACKNOWLEDGMENT

In this paper, the authors made a comparison between the 2 types of RMF: RMFD – Multifunctional Registers with validation signals of decoded commands and RMFC – Multifunctional Registers with coded mode signals.

The authors, already presented RMFD in [1] and the conclusion is that the maximum

frequencies depends on the priority allocation order for the mode signals. In general, from our simulations, we can affirm that maximum allowed frequency is 5MHz.

From the comparison of 2 multifunctional register types, RMFD and RMFC results: RMFC allows a maximum frequency (lower than RMFD) but a cost greater than RMFD (See Tables 4 and 5, for the 2 modes of priorities assignments).

In section 3, the authors synthesized a Moore automata and proposed an original contribution to the states coding, taking into account that the most used RMF functions must be used most often (INC/DEC most often and Parallel Load as little).

The logical structure (SL) will contain less elementary circuits for the RMFC implementation as compared with RMFD, so there is cost compensation (RMFC more expensive than RMFD).

To design automation with separate inputs, which can be activated simultaneously, it is necessary to use RMFD.

	rum z.			
Synthesis	Implementation	Clock		
method	Costs (number of	frequency		
	logic gates)			
RMFC	18	5 Mhz		
RMFD	23	4.35Mhz		

#### REFERENCES

[1] Al. Valachi, M. Timis, B. Aignatoaie, S. Tarcau, "Orders Priorities Settings Criteria for Multifunctional Registers," Electronics and Electrical Engineering ISSN 1392 -System Engineering, 1215. Т 120. Technology, The Computer 14th International Conference **ELECTRONICS'2010 Kaunas and Vilnius** University Lituania, http://www.ee.ktu.lt/page.php?227 - T120, page.87.

- [2] Drane, Theo, Cheung, Wai-chuen, Constantinides, G. "Correctly rounded constant integer division via multiply-add", in Circuits and Systems (ISCAS), 2012 IEEE International Symposium on Circuits and Systems, Seul - Korea, May 2012, pages 1243 – 1246.
- [3] C. H. Roth, Fundamentals of Logic Design, West Publishing Company, 1999.
- [4] Al. Valachi, R.Silion, M. Timis, "Improvement of FSM Synthesis using MSI and LSI Circuits," Advances in Electrical and Computer Engineering. Academy of Technical Sciences of Romania, "Stefan cel Mare" University of Suceava, vol 5(12), no.1/23, 2005.
- [5] Shepherd, B.J., "Right Shift for Low-Cost Multiply and Divide", in IEEE Transactions on Computer Arithmetic

(Volume:C-20, Issue: 12), august 2006, pages 1586 – 1589.

- [6] Oberman, S.F., Flynn, M., "Division algorithms and implementations", in IEEE Transactions on Computer Arithmetic (Volume:46, Issue: 8) Comput. Syst. Lab., Stanford Univ., CA, USA, august 2002, pages 833 – 854.
- [7] Lin Yuan, Gang Qu, Villa, Т.. Sangiovanni-Vincentelli, A., "An FSM Reengineering Approach to Sequential Circuit Synthesis by State Splitting", in IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems(Volume:27, Issue: 6), may 2008, pages 1159 - 1164.
- [8] M.Timis, A.Valachi, P.Cascaval, R.Silion, "A Comparison between Coded-Decoded Mode Signals on Multifunctional Registers", 12th International Conference on Development and Application Systems, Suceava, Romania, 2014.